That is a Exclusive kind of read cycle implicitly dealt with to your interrupt controller, which returns an interrupt vector. The 32-bit handle discipline is disregarded. Just one attainable implementation would be to generate an interrupt accept cycle on an ISA bus using a PCI/ISA bus bridge. Although procedure of https://nathanlabsadvisory.com/cmmc/